

Comparison of the Trapezoidal Current and Stepped 2-Level Modulation Techniques in Modular DC-DC Converter

Firas Abdul-Hadi Salih^{*}, Turki Kahawish Hassan^{**}

*, **Electrical Engineering Department, College of Engineering, Mustansiriayah University, Baghdad, Iraq *eema2007@uomustansiriyah.edu.iq, **thassan2013@yahoo.com

Abstract

For high step-ratio connectivity in direct current (DC) grid applications, a modular (DC-DC) converter (MDCC) has been proposed. To improve the performance of the MDCC, this paper discusses a trapezoidal current modulation (TCM). Com-paring with stepped 2-level modulation where the sub-module (SM) capacitor voltages are balanced with a feedback control loop, TCM ensures the voltage balancing by applying an equal duty cycle for each SM in the high voltage stack with-out any additional feedback control. Three-level operation mode featured with large power transmission and high efficiency conversion, based on circulating current analysis and softswitching performance is introduced. The control schemes of this operation mode is designed to minimize both the SM capacitor voltage ripples and the peak current. An analytical simulation of the MDCC is presented using MATLAB/SIMULINK to explain the operation and discuss the results.

Keywords- DC-DC converters, DC grids, dual active bridge, trapezoidal current mode.

I. INTRODUCTION

When the electric power system was first installed, direct current (DC) was superseded by alternating current (AC) [1], the ac transformer was the primary cause. However, the advancement of power electronics has allowed dc power systems to resurface. In the transmission of energy, DC provides significant advantages over alternating current, including smaller size of cables and lower power losses, and the elimination of peak voltages and reactive power. In addition, DC power is be-coming more prevalent in renewable energy systems like wind turbines and photovoltaic solar panels, as well as energy storage systems such as batteries and fuel cells, and in a variety of loads like modern home appliances, computers, data centers and electric cars. However, dc power grids adoption will take time, because dc power grids require the replacement of current ac network and still there is a gap between ac transformers and dc conversion technology, especially dc-dc converters for a high voltage range. The modular multilevel converter (MMC) discussed in [2] is now the suitable technology for high and medium voltage direct current systems, however it is mostly used to dc and ac systems interconnection, acting as rectifier or inverter. The development of medium voltage direct current and low voltage direct current grids, on the other hand, is of significant importance, therefore a DC-DC converter that provides a proper link between high voltage direct current, medium voltage direct current, and low voltage direct current systems will allow dc grids to be widely adopted. High efficiency, fault blocking, bidirectional power flow and voltage regulation should all be features of this converter [3], [4]. For dc-dc conversion, several MMCs have been proposed, but the front-to-front (FTF-MMC) is the preferred topology. Soft switching modulation (SS-MMC) and hard switching modulation (HS-MMC) are two different types of these topologies. By connecting two MMCs via a medium-frequency transformer, the hard switching topology generates multilevel ac voltages, however, it requires SM capacitor voltages balancing control, and the efficiency reduced by the hard-switching operation [5]–[11]. Soft switching topologies based on resonant tanks (R-MMC) [12]-[14] or triangular currents mode [15] have been proposed to solve this two problems, resulting in natural capacitor voltage balancing and soft switching. Despite its soft-switching operation, the resonant modular multilevel converter (R-MMC) it creates large peak currents and limits voltage regulation, resulting in high conduction losses that leads to reduce the efficiency. Stepped 2-level (S2L) modulation for MDCC with flexible design of the arm inductor is preferable solution that ensures lower circulating current, small SM capacitance value and use switching frequency equal to the fundamental frequency [16]. Trapezoidal current mode (TCM) used to DC-DC converters like dual active bridge (DAB), provides bidirectional power flow control with high efficiency while retaining zero current switching (ZCS) operation without applying resonance [17], [18]. As a result, trapezoidal current mode (TCM) considered the preferable solution for MDCCs, recently a triangular current mode was proposed to be used [15], which is a subset of TCM that achieves optimized soft switching. This paper discusses trapezoidal current mode TCM for high step ratio MDCC that minimizes peak current through the ac interconnection over triangular operation and provides bidirectional power flow using an easy control method, SM capacitor voltages balancing and ZCS operation [15], and the results



of TCM method are compared with results obtained from S2L modulation. Section 2 shows topologies of the high-step ratio dc-dc MMC using TCM and dc/dc converter using S2L modulation, section 3 describes the proposed TCM method, section 4 discusses the power modeling, section 5 illustrate the control scheme, and in section 6 the simulation results of both modulation methods are reported and compared.

II. MDCC TOPOLOGIES

MDCC topology with high step ratio conversion is made up of a stack of series connected N half-bridge sub-modules (SM) that support the high-voltage (HV) side, an active full-bridge converter represents the connection of the low-voltage (LV) side, as shown in figure 1 [19].



Figure 1. Topology of high step ratio MDCC with TCM.

The current flow through an inductor L that connects both subsystems is controlled to regulate bidirectional power transmission. The converter provides a high-step conversion ratio with no need to use a transformer, however for galvanic isolation a transformer might be added. To reduce voltage and current ripples filters are also used in both VH and LV sides, but for the simplicity, they are not taken into consideration in the following calculations. In Fig. 1 v_{L1} and v_{L2} are the voltages on both terminals of the inductor which considered in equations (1) and (2) that describe the overall operation of the converter, as show below

$$L\frac{di_L}{dt} = \underbrace{V_{HV} - \underbrace{\sum_{l=1}^{N} v_{cl} \cdot S_{l-HB}}_{v_{L1}} - i_L \cdot r_{eq} - \underbrace{V_{LV} \cdot S_{FB}}_{v_{L2}}$$
(1)

$$C_i \frac{dv_{ci}}{dt} = i_L \cdot S_{i-HB} \tag{2}$$

The inductor current can be regulated by the voltages v_{LI} and v_{L2} , as indicated in (3). The difference between the voltage of HV side and the stack voltage (v_{stack}), which is derived by summing the half-bridge output voltages v_i , is the voltage v_{LI} . As a result, stack voltage (v_{stack}) is determined by the switching states of each SM where Si-HB can be expressed in terms of commutation state Si-HB ϵ {1, 0}. v_{L2} is determined by the low voltage (LV) and the full-bridge switching state

$$L\frac{di_L}{dt} = v_{L1} - v_{L2} \tag{3}$$

Thus, the difference in voltages v_{L1} and v_{L2} on each side of the inductance *L* controls the current across it, allowing the power flow between both sides to be controlled. On other hand, the topology of the MDCC with S2L modulation is shown in figure 2 [22], it consists of two chain-links of *N* series connected SMs with an arm inductor L_a connected in series with the upper chain-link, these two chain-links work in pulse width modulation (PWM) with period *T*, the upper and lower chain-links with duty ratios (*1-d*) and *d* respectively. A circulating ac current must be pass between the chain-links to achieve the SM capacitors voltage balancing [22], therefore a shifted phase d_s generates between the signals that control the upper and lower chain links (v_{CL1} and v_{CL2}) as shown in figure 3[22].





Figure 2. Topology of Buck type MDCC with S2L modulation.



Figure 3. Waveforms of MDCC using S2L modulation.

III. TRAPEZOIDAL MODULATION

The voltages v_{L1} and v_{L2} must be adjusted to provide a three-level voltage waveform at each terminal of the inductor in order to produce a trapezoidal current. The full bridge uses unipolar modulation to generate three levels in v_{L2} , while the stack necessitates a one type of modulation to generate the required three levels in v_{L1} . To do this, the same waveform used for the SMs modulation with a Ts phase shift to increase the resulting frequency v_{L1} while maintaining SM capacitor voltages balance [15]. The output voltage of the first SM v_1 represents the repeating signal with a period of (N.Ts) dictated by the transition timings as illustrated in figure 4 [19]. If the SM capacitor voltages are balanced and equal to VC with a phase shift equal to Ts, a three level time-controlled voltage with an amplitude of V_C , center in (*N-1*). V_C and a period of *Ts* is formed in the stack called (v_{stack}) as expressed in (4)

$$v_{\text{stack}}(t) = \begin{cases} 0 < t < t_1 \\ (N-1)V_C & t_3 < t < t_5 \\ t_7 < t < T_s \\ (N-2)V_C & t_1 < t < t_3 \\ N \cdot V_C & t_5 < t < t_7 \end{cases}$$

(4)



Al-Iraqia Journal for Scientific Engineering Research, Volume 1, Issue 1, September 2022 ISSN: 2710-2165

If (5) holds, v_{LI} is a three-level voltage with the same properties as v_{stack} but with a zero canter.

$$V_C = \frac{V_{HV}}{(N-1)}$$

(5)

(6)

71 of 76

Figure 4 illustrates the modulation waveforms presented for each SM, for example let N = 5. For the operation to be effective, all SMs must be healthy, in the event of a SM fails, V_C can be modified to the new number of SMs by bypassing the faulty SM. Using the stack modulation previously presented, the duty cycles $(D_1, D_2, D_3 \text{ and } D_4)$ of the voltages v_{LI} , v_{L2} could be managed with two additional phase-shift parameters Φ_1 and Φ_2 to generate a trapezoidal current across the inductor (Figs. 5(a), (b)) [19].



Figure 4. Waveforms in HV side for N=5 SMs and j=2.

Take into the consideration that the value of D1, D_3 , $(\Phi_1 + D_2)$ and $(\Phi_2 + D_4)$ between 0 and 0.5, then the result waveform is defined in (6). This method of modulation enables multiple trapezoidal current waveforms to handle the same level of power, the extra degrees of freedom (Φ_1 and Φ_2) can reduces conduction losses and current peaks.

$$i_{L}(t) = \begin{cases} 0 & \text{if } t \in (0, t_{1}), (t_{4}, t_{5}) \\ & \vee (t_{8}, T_{s}) \\ \frac{V_{C}}{L}(t - t_{1}) & \text{if } t \in (t_{1}, t_{2}) \\ i(t_{2}) - \frac{V_{LV} - V_{C}}{L}(t - t_{2}) & \text{if } t \in (t_{2}, t_{3}) \\ i(t_{3}) - \frac{V_{LV}}{L}(t - t_{3}) & \text{if } t \in (t_{3}, t_{4}) \\ - \frac{V_{C}}{L}(t - t_{4}) & \text{if } t \in (t_{5}, t_{6}) \\ i(t_{6}) + \frac{V_{LV} - V_{C}}{L}(t - t_{6}) & \text{if } t \in (t_{6}, t_{7}) \\ i(t_{7}) + \frac{V_{LV}}{L}(t - t_{7}) & \text{if } t \in (t_{7}, t_{8}) \end{cases}$$

In trapezoidal current mode, equation (7) guarantees ZCS for half of the commutations. The peak currents in the inductor (8) are controlled by Φ_1 and Φ_2 , allowing for current waveform optimization for a specified power transfer reference according to these variables.

$$D_{i+1} = r_V \cdot D_i \ i = 1,3 \tag{7}$$

$$i_L^{p1} = i_L(t_2) = \frac{V_C}{f_S L} \Phi_1$$



$$i_L^{p2} = i_L(t_6) = -\frac{V_C}{f_S L} \Phi_2$$

 r_V is the voltage ratio of the ac-link $r_V = \frac{V_{LV}}{r_S V_{HV}}$ Where r_S represents the stack modulation voltage ratio.

IV. POWER MODELING

The area covered by the inductor current in the first (A_{Ltp}^1) and second (A_{Ltp}^2) half cycles of the switching cycle is described in (10) and represented in Fig. 5(a) to model power exchange between the *HV* side, *LV* side and the SM stack. If the ZCS condition is achieved, these regions can be described as a function (f_{tp}) of the duty cycle D_i and phase shift Φ_i

$$A_{Ltp}^{1} = f_{tp}(\Phi_{1}, D_{1}) = \int_{0}^{\frac{ts}{2}} i_{L} \cdot dt$$

$$A_{Ltp}^{2} = -f_{tp}(\Phi_{2}, D_{3}) = \int_{\frac{Ts}{2}}^{\frac{Ts}{2}} i_{L} \cdot dt$$

$$f_{tp}(\Phi, D) = \frac{V_{C} \cdot D \cdot T}{2fL} \left(2\Phi - D(1 - r_{V}) \right)$$
(10)

The sum of the areas A_{Ltp}^1 and A_{Ltp}^2 due to the inductor current waveform represents the average power delivered by HV side at one switching cycle P_{HV} which is the same as the HV side when neglecting the effect of the filters (11)

$$P_{HV} = V_{HV} \cdot \left(\frac{A_{Ltp}^1 + A_{Ltp}^2}{T_s}\right) \tag{11}$$

The previous analysis assumes during operation, the average voltage of the SM capacitor maintains balanced. The areas of the inductor current between times t_3 and t_4 (A_{Ltg}^1) and between times t_7 and t_8 (A_{Ltg}^2) are specified in (12) and represented in Fig. 5(a) to find the voltage capacitor balance condition. These areas can also be written as a function (f_{tg}) of the duty cycle D_i and phase shift Φ_i if the ZCS requirement is achieved.

$$A_{Ltg}^{1} = f_{tg}(\Phi_{1}, D_{1}) = \int_{t_{3}}^{t_{4}} i_{L} \cdot dt$$

$$A_{Ltg}^{2} = -f_{tg}(\Phi_{2}, D_{3}) = \int_{t_{7}}^{t_{8}} i_{L} \cdot dt$$

$$f_{tg}(\Phi, D) = \frac{V_{LV} \cdot T}{2fL} \left(\Phi - D(1 - r_{V})\right)^{2}$$
(12)

The SM capacitor voltage can be obtained by integrating the current passing through it, using the proposed modulation and trapezoidal current mode. Then, using the areas A_{Lpt}^1 , A_{Ltg}^2 , A_{Ltg}^1 and A_{Ltg}^2 to express the capacitor voltage during the modulation time (*N*.*T_s*) (13)

$$v_{ci}(t_0 + N \cdot T_s) = v_{ci}(t_0) + \frac{A_{Ltp}^1 \cdot (N-2) + A_{Ltg}^1 + A_{Ltp}^2 \cdot N - A_{Ltg}^2}{C_i}$$
(13)

Therefore, the voltage balance condition state in the stack at steady sate in (14), the SM capacitor voltage must be constant in the modulation window $(N.T_s)$.

$$A_{Ltp}^{1} \cdot (N-2) + A_{Ltg}^{1} + A_{Ltp}^{2} \cdot N - A_{Ltg}^{2} = 0$$
⁽¹⁴⁾

As a result of solving (10) and (13) it is feasible to control the power flow while maintaining the capacitor voltage balance. As shown in Fig 5(b), if the phase shift of voltages v_{Ll} and v_{L2} (Φl and $\Phi 2$) are inverted, negative power flow (from LV to HV side) same analysis can be carried out. Thus, these relationships provide full control for bidirectional power flow while maintaining the voltage balance and ZCS.

V. CONTROL SCHEME

(8)

(9)



Fig. 6 [20] shows the control scheme for the TCM, the voltage of LV regulated with PI controller to generate Φ 1, Table 1 shows the equations to evaluate (Φ 2, D1, D2, D3 and D4). Then, the phase shifted (Φ 1 and Φ 2) and the duty cycles (D1, D2, D3 and D4) used in the next block to evaluate both time vectors ti (t1, t3, t5 and t7) and tj (t2, t4, t6 and t8). The time vector ti applied to control the SMs of the stack block, while the time vector tj applied to control the full bridge block.

VI. Table 1. List of equations of the first block.
$arPhi_l = arPhi_2$
$D_{3=}rac{1-\sigma}{2}-rac{r_{S*Ppu}}{12*\sigma}, \sigma=2. \ \Phi_{I}.r_{v}+I-r_{v}$
$D_1 + D_3 = r_v (1 - \Phi_1 - \Phi_2)$
$D1 = D_2$, r_{y_1} , $D_3 = D_4$, r_y



Figure 5. Current voltage waveforms for converter under trapezoidal modulation. (a) Power flow from HV side to LV side (b) Power flow from LV side to HV side.



Figure 6. Proposed control scheme for the TCM.

VI. **RESULTS**



To verify the operation of the MDCC and achieve the voltage balancing of the SM capacitors using TCM, MATLAB/SIMULINK used to simulate the topology in Fig. 6 with parameters listed in Table 2 and compare these results with the results obtained in S2L modulation [22].

Table 2. Parameters of the simulated topology		
Description	Parameters	Value
Transferred power	P_{pu}	800 kW
HV side voltage	H_{VH}	8 kV
LV side voltage	H_{LV}	2 kV
Number of SMs	Ν	5
Stack voltage ratio	r_s	0.25
Capacitance of SM capacitor	C_i	987 μF
Inductor inductance	L	811 μH
Output capacitance	C_o	987 μF
Output load	R_o	5 Ω
Switching frequency	f_s	5 kHz

A. Steady State Results

Figure 7 and figure 8 illustrate the steady state waveforms for both topologies. Figure 7 shows the waveforms of the ac-link v_{L1} , v_{L2} and i_L , the converter operates in TCM and four zero current switching are generated in each period T_s , the voltage in LV side regulated to 2 kV. Figure 8 [22] shows the waveform voltages of upper and lower chain link, the dotted box shows the transition period from which it clear to realize that these voltages are stepped 2-level and the output voltage is regulated to 2 kV.



B. Dynamic Response

A step change in the load has been considered, at t = 0.25 sec the load stepped from half to full load for both topologies. In figure 9. where the dynamic waveforms of TCM, we can see the LV side has only undershoot about 7%, comparing with the waveform of output voltage of stepped 2-level modulation in figure 10 [22] which has overshoot and undershoot 8%, both systems return to the steady state in about 0.1 sec. The dotted boxes show the peaks of ac circulating current for both topologies.



C. SM Capacitor Voltages Balancing

Figure 11. shows the waveform of the SM capacitor voltages using trapezoidal current mode which has been discussed in this paper, the voltage balancing is already achieved without the need to use a feedback control loop with voltage ripple 1%, while in S2L modulation method with a feedback control loop proposed to achieve the voltage balancing with voltage ripple 2% as shown in figure 12 [22].



VII. BRIEF COMPARISON BETWEEN THE TWO MODULATION TECHNIQUES

From the results obtained in the pervious section, a brief comparison between the TCM and S2L modulation Techniques can be illustrated in the Table 3.

Table 3. Brief Comparison between the TCM and S2L Techniques			
Modualtion Method	TCM	S2L	
Voltage control balaning control	simple	complix	
Output voltage regulation range	low	wide	
SM capacitance value	large	small	
Dynamic state overshoot	small	very small	
Ripple of SM capacitor voltages	small	reduced to half	

VIII. CONCLUSION

A trapezoidal current modulation TCM for high step conversion ratio has been discussed and compared with stepped 2-level modulation. This paper shows that TCM has advantages over stepped 2-level modulation characterized by use simple control method to control the output voltage and the SM capacitor voltages balancing achieved without use feedback control loop but has a drawback of low range of output voltage regulation, while the main advantages of stepped 2-level modulation are wide range of output voltage



regulation, small SM capacitance value and the switching frequency equal to the fundamental frequency with a disadvantage of requirement of a complex feedback control for SM capacitor voltages balancing.

REFERENCES

- [1] Antoniou, Dimitris, Antonios Tzimas, and Simon M. Rowland. "Transition from alternating current to direct current low voltage distribution networks." IET Generation, Transmission & Distribution 9.12 (2015): 1391-1401.
- [2] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in 2003 IEEE Bologna Power Tech Conference Proceedings, vol. 3, pp. 6–pp, IEEE, 2003.
- [3] S. P. Engel, M. Stieneker, N. Soltau, S. Rabiee, H. Stagge, and R. W. De Doncker, "Comparison of the modular multilevel dc converter and the dual-active bridge converter for power conversion in hvdc and mvdc grids," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 124–137, 2014.
- [4] J. D. Paez, D. Frey, J. Maneiro, S. Bacha, and P. Dworakowski, "Overview of dc-dc converters dedicated to hvdc grids," IEEE Transactions on Power Delivery, vol. 34, no. 1, pp. 119–128, 2018.
- [5] N. Denniston, A. M. Massoud, S. Ahmed, and P. N. Enjeti, "Multiplemodule high-gain high-voltage dc-dc transformers for offshore wind energy systems," IEEE Transactions on Industrial Electronics, vol. 58, no. 5, pp. 1877–1886, 2010.
- [6] T. Luth, M. M. Merlin, T. C. Green, F. Hassan, and C. D. Barker, "High-" frequency operation of a dc/ac/dc system for hvdc applications," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 4107–4115, 2013.
- [7] J. A. Ferreira, "The multilevel modular dc converter," IEEE Transactions on Power Electronics, vol. 28, no. 10, pp. 4460–4465, 2013.
- [8] K. Filsoof and P. W. Lehn, "A bidirectional modular multilevel dc- dc converter of triangular structure," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 54–64, 2014.
- [9] I. Gowaid, G. Adam, A. M. Massoud, S. Ahmed, D. Holliday, and B. Williams, "Quasi two-level operation of modular multilevel converter for use in a high-power dc transformer with dc fault isolation capability," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 108–123, 2014.
- [10] R. Vidal-Albalate, J. Barahona, D. Soto-Sanchez, E. Belenguer, R. S. Pena, R. Blasco-Gimenez, and H. Z. de la Parra, "A modular multi- ~ level dc-dc converter for hvdc grids," in IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, pp. 3141–3146, IEEE, 2016.
- [11] S. Cui, N. Soltau, and R. W. De Doncker, "A high step-up ratio softswitching dc-dc converter for interconnection of mvdc and hvdc grids," IEEE Transactions on Power Electronics, vol. 33, no. 4, pp. 2986–3001, 2017.
- [12] X. Zhang, T. C. Green, and A. Junyent-Ferre, "A new resonant modular ' multilevel step-down dc-dc converter with inherentbalancing," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 78–88, 2014.
- [13] X. Xiang, X. Zhang, G. P. Chaffey, and T. C. Green, "An isolated resonant mode modular converter with flexible modulation and variety of configurations for mvdc application," IEEE Transactions on Power Delivery, vol. 33, no. 1, pp. 508–519, 2017.
- [14] X. Zhang, M. Tian, X. Xiang, J. Pereda, T. C. Green, and X. Yang, "Large step ratio input-series-output-parallel chain-link dc-dc converter," IEEE Transactions on Power Electronics, 2018.
- [15] C. Pineda, J. Pereda, X. Zhang, and F. Rojas, "Triangular current mode for high step ratio modular multilevel dc-dc converter," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 5185–5189, IEEE, 2018.
- [16] You, Hongcheng, and Xu Cai. "Stepped 2-level operation of three-port modular DC/DC converter applied in HVDC application." IEEE Access 6 (2018): 53822-53832.
- [17] G. Ortiz, H. Uemura, D. Bortis, J. W. Kolar, and O. Apeldoorn, "Modeling of soft-switching losses of igbts in high-power highefficiency dual active-bridge dc/dc converters," IEEE Transactions on Electron Devices, vol. 60, no. 2, pp. 587–597, 2012.
- [18] F. Jauch and J. Biela, "Generalized modeling and optimization of a bidirectional dual active bridge dc-dc converter including frequency variation," IEEJ Journal of Industry Applications, vol. 4, no. 5, pp. 593–601, 2015.
- [19] Pineda, C., et al. "Trapezoidal Current Mode for Bidirectional High Step Ratio Modular Multilevel dc-dc Converter." 2019 IEEE 15th Brazilian Power Electronics Conference and 5th IEEE Southern Power Electronics Conference (COBEP/SPEC). IEEE, 2019.
- [20] Pineda, Cristian, et al. "Optimal ZCS Modulation for Bidirectional High-Step-Ratio Modular Multilevel DC–DC Converter." IEEE Transactions on Power Electronics 36.11 (2021): 12540-12550.
- [21] Pineda, Cristian, et al. "Asymmetrical triangular current mode (ATCM) for bidirectional high step ratio modular multilevel DC– DC converter." IEEE Transactions on Power Electronics 35.7 (2019): 6906-6915.
- [22] You, Hongcheng, and Xu Cai. "A family of un-isolated modular DC/DC converters." 2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia). IEEE, 2016.